Modify Xilinx IP Core

$250-750 USD

Ολοκληρώθηκε

Αναρτήθηκε

πάνω από 7 χρόνια πριν

$250-750 USD

Πληρωμή κατά την παράδοση

We need someone to modify the Xilinx AXI_UART_16550 IP Core in Vivado to have a deeper FIFO. The fifo delivered with the IP is 16 bytes deep using SRL_FIFO. We need this expanded to 128 Bytes deep (To more closely match a 16750 UART). Small clarification: Need both RX and TX Fifos expanded to 128 Bytes.

FPGA

Verilog / VHDL

Ταυτότητα εργασίας: 12877743

Σχετικά με την εργασία

6 προτάσεις

Απομακρυσμένη Εργασία

Ενεργός/ή 7 χρόνια πριν

Ψάχνεις τρόπο για να κερδίσεις μερικά χρήματα;

Διεύθυνση Email

Πλεονεκτήματα πλειοδοσίας στο Freelancer

Καθόρισε τον προϋπολογισμό σου και το χρονοδιάγραμμα

Πληρώσου για τη δουλειά σου

Περίγραψε την πρόταση σου

Η εγγραφή και η πλειοδοσία σε εργασίες είναι δωρεάν

Βραβεύτηκε στον/στην:

@beandigital

HI Ben Here is my bid. Thanks Jon ////////////////////////////////////////////////////////////////////////////////

$250 USD σε 10 ημέρες

5,0

(2 αξιολογήσεις)

3,5

6 freelancers δίνουν μια μέση προσφορά $333 USD για αυτή τη δουλειά

@ahmedmohamed85

Dear sir I have more than 9 years experience in digital design using xilinx FPGA, please check my profile also please message me so that we can discuss

$722 USD σε 10 ημέρες

4,9

(483 αξιολογήσεις)

8,2

@ducdctoandh

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsuba multiplier, Nintendo design, encryption algorithm like Sax Hash, Bernstein Hash, HummingBird...Also, I participated in a Walker Recognition project(data from Camera to Human Detection(image processing-HOG feature and Adaboost) and display in VGA). Besides,,I implemented the image conpression (wavelet transform). Aslo, I have experience in coding Booth multiplier and very familiar with Xilinx tools like ISE. and Vivado. Therefore, I can simulation the projecthe in behavior, post-syntheize... with free hesitation. I am also have experience of freelancer here: https://www.freelancer.com/u/ducdctoandh.html Also, I am very good in English (IELTS 6.0) and I have several year of researching so I can fully understand your requirement and understand fully about the papers and write the academic report. Please contact me and let me know if you want any special requirement and do with lower price. Thank you.

$250 USD σε 5 ημέρες

4,9

(89 αξιολογήσεις)

6,9

@loi09dt1

Please visit my profile

$250 USD σε 5 ημέρες

4,9

(112 αξιολογήσεις)

6,5

@oharwot

Hello I have done similar task for different project. The solution was easy as the FIFO size is a define in the core. I can modify this define to get deeper FIFO. I can also replace the FIFO primitive with different (deeper) one. Probably using BRAM. Regards Ondrej

$277 USD σε 5 ημέρες