Miner development for FPGA in Verilog/VHDL

Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat