Hi,
I am currently working as a RTL design engineer and have very good understanding of Verilog HDL. Since I have practically desing many circuit using verilog HDL. Good knowledge of simulation friendly , timing friendly , RTL design. Please contact me for futher discussion.
Thanks
sagar