design an 8-bit ALU

I am an Electrical Engineer having specialization in Electronics and Control, working as Lab Engineer at FAST National University Pakistan, at Electrical Department. Now a days i am also doing my MS degree in Electrical Engineering with specialization in Control. I have conducted the labs for followings subjects, and also supervised Projects related to these subjects. 1. Control System Design & Modelling (Matlab & Simulink) 2. Digital Logic Design (Verilog, VHDL) 3. Digital System Design (Verilog, VHDL) 4. Computer organization & Assembly Language (8086 processor, 8051 controller) 5. Electric Machines 6. Circuit Analysis and Design etc. I assure you, if you assign your project to me, you surely gonna work with me in future.

A proposal has not yet been provided

Hi Myself Shobhit Kapoor, I have total 10+ years of experience in working with FPGA/VHDL/Verilog I can understand your requirement of designing 8-bit ALU but unable to see the pdf you mentioned. please let me know how to take this further, I am ready to work on lowest rate because need good feedback and review. Thanks SK

Hi. I'm an electronic engineer with great experience in circuit design. I have experience in verilog and vhdl and in hardware design. Just say me in what way you want the ALU. I will give you the complete and tested design and the explanation you want to understand it. Best regards Andres Cassagnes

I'm a Chip designer, I'm very much interested in taking up your project. If you are interested please message me.

I have 2+yr experience in RTL design and verification. I can provide you efficient code according to your requirement.

I have huge experience and a list of projects that I have done on VHDL and FPGA implementation. I'm confident of completing your project within the timeframe.

i know digital design. i've worked on FPGAs, RAM, ROM, microcontrollers. Used Softwares like Xilinx ISE etc.

Hi. I can be sure to complete your project on time. This project i can handle for 100%. ;) The only quiestion is how much bits should be the result port? At list i should be 9-bit. And in language it should be done (Verilog?).

A proposal has not yet been provided