Κλειστό

VHDL: FIR Filter Design

Description is in the attached file

Δεξιότητες: Ηλεκτρική μηχανολογία, Verilog / VHDL

Δείτε περισσότερα: fir vhdl, javascript graphic design filter, filter fir using matlab, filter fir matlab, design filter matlab, test file attached php, xlst file format description, filter fir method matlab, matlab filter fir

Σχετικά με τον Εργοδότη:
( 26 αξιολογήσεις ) Kettering, United States

ID Εργασίας: #11806064

10 freelancers κάνουν προσφορές με μέσο όρο $69 γι' αυτή τη δουλειά

ahmedmohamed85

Dear sir I have more than 9 years experience in digital design using vhdl , please check my profile also please message me so that we can discuss

$67 USD σε 1 μέρα
(251 Αξιολογήσεις)
7.5
ducdctoandh

I would like to bid this job because I am really suitable for job description: First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsub Περισσότερα

$100 USD σε 2 μέρες
(39 Αξιολογήσεις)
5.2
SqUa11

Hello, My name is Mohamed. I have 5 years experience in VHDL and FIR filter design. I checked your project description and the word file. I can handle it and deliver it. Contact me for more details. Regards

$60 USD σε 3 μέρες
(47 Αξιολογήσεις)
4.7
bchandra1955

Professional engineer with DSP experience ................................................................................................

$50 USD σε 5 μέρες
(38 Αξιολογήσεις)
5.5
rohi1710rohi1710

Hi, -FPGA design engineer since last 7 years -Expertise in verilog/VHDL Please find below details of the projects TSMAC Hardware acceleration(3months) The project is to develop hardware acceleration block for TS Περισσότερα

$66 USD σε 3 μέρες
(4 Αξιολογήσεις)
3.8
$194 USD σε 1 μέρα
(4 Αξιολογήσεις)
3.5
saminatinny

A proposal has not yet been provided

$166 USD σε 5 μέρες
(4 Αξιολογήσεις)
3.8
$50 USD σε 2 μέρες
(4 Αξιολογήσεις)
3.4
humanitista

I can build this FIR filter but I am most used with Xilinx ISE instead of Quartus, but I can build this on Quartus too. I can create the testbench files, plot the results in Matlab, etc. I just need to understand what Περισσότερα

$55 USD σε 5 μέρες
(2 Αξιολογήσεις)
2.1
praveenmaddirala

A proposal has not yet been provided

$25 USD σε 1 μέρα
(0 Αξιολογήσεις)
0.0
dangluonghoangvu

hi you. i think i can fit this project. i have two years exp in fpga design. so, it's ok with me. please contact me if you need more information for proposion

$55 USD σε 7 μέρες
(0 Αξιολογήσεις)
0.0