Fpgaεργασίες

FPGA and Xilinx System Generator

I need to implement an FPGA-based cryptographic algorithm for a decentralized IoT application in Vivado Design Suite. Anyone who has a good command of Verilog implementation for FPGA in Vivado can discuss with me for further details.

I need a survey paper based on 3 articles at your choose from with publication date more recent then 2010. The articles has to be based on one topic from the following. Theme variants: A. Digital signal processor architectures (e.g .: DSP, ...recent then 2010. The articles has to be based on one topic from the following. Theme variants: A. Digital signal processor architectures (e.g .: DSP, VLIW, etc.) B. Micro-architectures optimized for digital signal processing (e.g., multi-port memory, SIMD register banks, multi-core, multi-threading, etc.) C. Accelerators for digital signal processing (rapid deployments / energy efficient with FPGA, GPU, etc.) The paper must be written in latex format. 4 pages, 3-4 figures (explained) and also some references from other articles.

Implement the circuit design in the FPGA, and read input /write output to the file. Including timing analysis, power consumption and pin planner etc... Using Quartus prime

Παρακαλούμε Κάνε Εγγραφή ή Κάνε Είσοδο για να δεις λεπτομέρειες.

I need to do simple FPGA project on Boolean Board (Real Digital). For example Tic Tac Toe game. software should be Vivado and programming should be done in Verilog.

Program on vivado (verilog), morse code. Binary for "BASYS 3" fpga, simulation, files...etc More details via chat

...sent) and get quotes from them. I will provide an email you can use to email each vendor. I have also provided a link to the item. They can’t be any random emails. I need screenshots of the company’s website and the contact information for each company. Item: FPGA STRATIX 10 2912FBGA (1SX250HH2F55E2VG) Part Link: Hello, my name is Edwin Mendez. I am writing this email on behalf of my company. We are looking for a particular part. The part that we are searching for is the FPGA STRATIX 10 2912FBGA (1SX250HH2F55E2VG). We need three of these parts ASAP. It would be great if you can provide us with this particular part. We are ready for any deal regarding the price structure. We can also schedule a meeting for any further discussions.

I need to implement an Ed25519 Algorithm in Verilog for FPGA implementation that can properly simulate on Xilinx Vivado Design Suite. The complete algorithm code is already available in C language and I want to convert it into Verilog. Link:

I have rich experience with FPGA I developed FPGA based IDS(Intrusion Detection System) I am strong at C, C++, Verilog and son on

using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++

We hire freelancers who have 1 to 3 hours of free time per day and need a better iPhone 7 or above that can perform and complete testing tasks well. Test system design. Areas of expertise include embedded system/FPGA development, hardware prototype stability and testing. We make the world a better place through innovation and collaboration. From the bottom of the ocean to outer space, you can contribute to the important work of a company whose values are made up of diversity, fairness and inclusion. We are committed to creating a warm, respectful and inclusive environment for all of our teammates and providing them with good career development opportunities. Find the future with us.

I am looking for embedded developer to help me on preparing linux image for FPGA and SOC chip . Have samples and you need to follow and prepare the image

I am looking for an electrical engineer who can work on FPGA TEST Board design. The project is to design FPGA TEST Board for XC7VX690T-2FFG1157I chip. We need power supply connectors as Banana jack and JTAG, UART, and SPI flash, and other decoupling capacitors and resistors. We just need simple workable Sch and PCB design wit optimal design. The candidate should have rich experience in FPGA PCB design using Altium.

We are looking for electrical and electronics engineers with good experience in following areas: • Embedded C Programming. • VHDL/Verilog, LabVIEW/ Multisim/PSPICE • Network Simulator NS2/NS3 • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • IDEs like Keil MDK V5, ATmel studio and MPLab XC8. • PLCs / SCADA • PCB Designing-Proteus, Eagle. • IOT Technologies like Ethernet, GSM GPRS. • HTTP Restful APIs connection for IOT Communications. Feel free to place your bid and mention your areas of expertise in your proposal. we highly encourage new freelancers to apply for this post.

GPU cryptocurrency mining is not able to keep up with the power of FPGAs and ASIC miners. I would like to purchase FPGAs for cryptocurrency mining (at present it would be for the Kaspa coin, ). I have not selected an FPGA and am happy for recommendations, for this reason, I am looking for a programmer with a proven track record in the cryptocurrency mining area. there is GPU open-source software for this coin

ok before we had a paper to review about floating point adder in fpga i already did but there is the furue work of that paper talking about specific topic for improvment if u could help me with it (far and close path algorithms).

using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++

1. "idle" state: It is the state when the machine is doing nothing and is idle. In "idle" state, if power button is "on" then the state transition takes place from state "idle" to state "a" and the output is low. If power button is "off ", then the state remains in "idle". 2. "a" state: In state "a", if fill_water is 1(that is if the water gets filled) then the...the water is filled that is if fill_water = 1, then the process gets completed and the state returns back to its idle state and the output is 1. Otherwise it remains in state "c". and in state a it depends on weight for example : 0-2 kilo 3 seconds to fill water 3-5 kilos 5 seconds 6-7 kilos 8 seconds for the weight 3bit for the s...

Verilog/VhDL FPGA Asic Electronics Microcontroller

Dear sir, this is to document our project for FPGA Game on Intel ARM Processor. All materials are submitted and voice notes as an explanation for the project. Kindly please release to be able to finish the project. This is for 46 hours of work. We can not use international transactions as this takes a lot of time and can be blocked. If you have a counteroffer to reduce the number of hours, please send me. In addition, kindly please send me the SWIFT too. Kindly please check the game working here Kindest regards.

Παρακαλούμε Κάνε Εγγραφή ή Κάνε Είσοδο για να δεις λεπτομέρειες.

I have a Xilinx KV260 board. Would like to develop a small robot project based on Vitis AI or PYNQ libraries. Need some simple documentation for education purposes. Be able to communicate.

There are about 10 prompts (design + testbench) that need to be written in Verilog. Message me personally for the prompts. I need it done as soon as possible.

Hi, We have a few projects which require very good knowledge of FPGA and Verilog. Please give me your bids stating, 1. Your total relevant experience in FPGA/Verilog. 2. Past Projects history/Experience. 3. How many hours you can spend weekly? Interested and well experienced candidates are most welcomed!

The project is to develop an application based on FPGA development board with interfacing Analog Eval. board for processing audio signal. Here is details : H/W will be used : 1- Zynq Zedboard or MPSOC development board. 2- AD7134 dual chip AD Development board. Both boards connected by FMC LPC/HPC connector. S/W - F/W : 1- AD7134 is supported by AD and it has all firmware required to interface to many fpga board, so we can use this ready HDL/DRIVER for interfacing the AD7134 to our fpga board. 2- interfacing to PC through Ethernet with ready library "LIBIIO" or using "Matlab FPGA data capture". We have all hardware development boards on hand, can use it remotely. Any details will be discussed in details.

A verilog code by using FPGA to implement an algorithm to merge the bit serial multiplier and bit parallel multiplier which is lead us to get the benefits of the tow methods which is to get the low cost of the bit serial multiplier and the speed or fast performance of bit parallel multiplier. FPGA is basys 3

i need ur help in designing an accelerometer sensor and show reading in my fpga kit in vhdl

FPGA design with Machine learning algorithms

I need a H.264 realtime HD video encoder implemented on FPGA. There are many opensource implementations of H.264 video codec, but there are very few implementations that are running on FPGA. If you can help me, please let me know. I want to accept two approaches. 1) Plain VHDL/Verilog implementation 2) Hardware/Software co-design implementation Whatever approach you choose, the SoC should be able to process realtime video stream.

I am trying to build a core (IP) that includes communication between SPI slave and wishbone master. I have written the state machine for both of them. also, I have the codes for both. The issue is that I don"t know how to make both of them communicate in a correct way. I have tried a lot but I was not able to do it. I wish that I can find someone that able to make it work so I can learn from it. I can help you with anything you need also I can provide the codes for you. Please, be aware that I am not willing to pay a lot for this so please make your price reasonable and cheap.

Παρακαλούμε Κάνε Εγγραφή ή Κάνε Είσοδο για να δεις λεπτομέρειες.

This project is to design a game using FPGA board, VGA output and input from keyboard. The project is in progress with more than 25 hours of work.

i need to map emg, ecg, eeg data into verilog code to be mapped in FPGA later of CAP SLEEP DATABASE. Also build a python code in machine learnig model for same.

using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++

Hi I need an FPGA Expert For my project. Please contact only those who are real experts in this field. thankyou

I m looking for a fpga design for an BPSK demodulator, the fpga ill be using is altera, i ll also require an simulink file illustrating the functionality of the demodulator, i provide the input file for the demodulator.

Hi Duc D., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

We have one working FPGA and we need to copy the date of working FPGA to New same FPGA.

Hi, I need my project done using Picoblaze, the ISE FPGA project. Please text me only those who are really professional in this field

hello, I have a FPGA project and I want to hire someone for that. Please contact me only professional candidates

need professional FPGA Verilog expert who can do this job perfectly who has experience in PicoBlaze soft microcontroller ANVYL board and know software ISE tool.

Hello everybody, i m working on a project using de0 nano, i need to connect my input to the output of the built in ADC

Hi Islam M., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

I want professional electronic/electric expert who is good in microcontroller picoblaze soft, FPGA, and can do proejct in ISE and ANVYl board check the below requirments and let me know

Hi Islam M., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

Creating 2-chain Arbiter PUF on specific FPGA with 64-stages MUX for each chain. The output response PUF will be sent to external device, i.e. Arduino (microcontroller). On the other words, the output response PUF will be processed further on Arduino/microcontroller device

I need someone professional who can do FPGA project. Please contact me only professionals. thank you so much

Array, booth, vedic and Wallace multiplier using verilog and implement it on FPGA

FPGA in Vivado (RSA and elecptic curve) croptography implementing a modern cryptography algorithm ( Elliptic Curve ) and RSA-1024 bit  in cloud computing environment  using FPGA  and VIVADO HLS software to synthesis C++ code. then compare between two methods in terms of performance and time with most recent research , the main aspect for the proposed work plan is as follow: Generator to generate the keys based on the type of data then determines which method to use and key size for each method. Photos and video encrypted using Elliptic curve , text data encrypted using RSA. And select key size based on data type. the selected method will base a suitable mathematical algorithm to implement each step and phase which Comply with VIVADO HLS. Compare the result wi...